Abstract-A dual-source energy harvesting interface that combines energy from implanted glucose biofuel cell and thermoelectric generator is presented. A single-inductor dual-input dualoutput boost converter topology is employed to efficiently transfer the extracted power to the output. A dual-input feature enables the simultaneous maximum power extraction from two harvesters, whereas a dual output allows a control circuit to perform complex digital functions at nW power levels. The control circuit reconfigures the converter to improve the efficiency and achieve zerocurrent and zero-voltage switching. The measurement results of the proposed boost converter, implemented in a 0.18 µm CMOS process, show a peak efficiency of 89.5% when both sources provide a combined input power of 66 µW. In the single-source mode, the converter achieves a peak efficiency of 85.2% at 23 µW for the thermoelectric source and 90.4% at 29 µW for the glucose biofuel cell. The converter can operate from minimum input voltages of 10 mV for the thermoelectric source and 30 mV for the glucose biofuel cell.
I. INTRODUCTION

R
ECENT advances in sensor technologies and ongoing miniaturization of electronics have encouraged the development of implantable devices for many medical applications. Nevertheless, there are still many challenges to overcome in terms of lifetime, size, safety, and biocompatibility in order to facilitate the further expansion of implants into numerous pending applications. In this context, energy harvesting plays a key role as an enabling technology for the next generation of fully autonomous, miniature, and reliable implants. However, harvesting solutions for implantable biomedical systems are very difficult to implement due to many limitations emerging from a severely constrained size, an extremely low available power, and a very high reliability. Potential sources for implantable harvesting include some well-established sources such as thermoelectric [1] , but also some emerging ones such as glucose biofuel cells [2] or endocochlear potential [3] . Harvesting energy from multiple sources in parallel can be considered to further improve the system reliability and increase the available power.
Various techniques to tackle numerous challenges related to ultralow voltage/power energy harvesting technologies have been proposed in the recent literature. For instance, a fully integrated startup technique that cold-starts the system from only 70 mV has been proposed in [4] . In [5] , an asynchronous control circuit is employed to achieve high efficiency (>80%) at sub-μW power levels. Finally, the in-vivo operation of an autonomous energy harvester for implantable biomedical applications has been demonstrated in [1] . Unfortunately, these solutions rely on a single source to power the system. Due to the unpredictable nature of energy harvesting, any single-source setup raises potential reliability issues that are especially problematic in implantable applications. A multisource platform that combines power from solar, thermal, and vibration sources using a single inductor has been proposed in [6] to improve the overall reliability. A highly efficient (>80%) multisource power management system is presented in [7] . However, these solutions are efficient at either higher power levels (>1 mW) [6] or higher voltages (>0.5 V) [7] than those available in implantable applications. In this paper, a reliable, multisource energy harvesting interface is proposed to cope with extremely low voltage/power levels generated by implanted biofuel cells and thermoelectric harvesters. A design strategy is proposed and used to optimize the conversion efficiency for varying input voltages of both harvesters simultaneously. A digitally intensive nW control circuit reconfigures the converter to achieve the maximum power extraction (MPE), minimize the losses and reduce its own power consumption at the same time. Finally, dynamic frequency scaling reduces the switching losses, while the zero-current switching (ZCS) and zero-voltage switching (ZVS) techniques eliminate the synchronization losses of the converter. This paper is organized as follows. Section II discusses the challenges related to self-powered implantable biosensors. Section III introduces the boost converter architecture. Section IV presents the design and control strategy for achieving high efficiency and explains the implementation of critical building blocks. Section V highlights the measurement results. Finally, Section VI concludes the paper.
0885-8993 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information.
II. CHALLENGES FOR ENABLING SELF-POWERED IMPLANTABLE BIOSENSORS
The power consumption of an implantable biosensor depends greatly on its application. In general, the required rate of sensing and the amount of transmitted information associated with the specific application define the power demand of a biosensor. Fortunately, most of the underlying biosignals sensed by biosensors change slowly. As a result, the required data rate is relatively low. This allows biosensors to sense, transmit, and receive information infrequently. At the same time, the system can tolerate aggressive duty-cycling manifested through long inactive periods (sleep states). Duty-cycling with ultralow power sleep states can significantly reduce the average power consumption of a biosensor system and potentially enable selfpowered implantable biosensors, provided that a suitable energy storage mechanism is properly incorporated within the system. Nevertheless, the average harvested power still has to be higher than the average power consumption of the biosensor system [8] .
Currently, state-of-the-art harvesting devices have reached useful power densities at miniature sizes, some reaching tens of μW/cm 3 [9] , [10] . Among the sources suitable for implantable applications, thermoelectric generators (TEGs) stand out by achieving the highest power densities, more than 100 μW/cm 3 [9] . In addition, TEGs are biocompatible, exhibit a long lifetime and have a fixed internal resistance, which simplifies the MPE algorithms. In typical conditions (temperature difference across the plates of around 2 K), TEGs are capable of providing 60-mV voltage and 17-μW power to a matched load [1] , [9] . At the same time, glucose biofuel cells (GBFCs) emerge as a very promising forthcoming solution. GBFCs have shown remarkable improvement in their performance during the last several years, especially in terms of achievable power density. Besides high power density (16 μW/cm 3 ), recent nonenzymatic glucose biofuel cell have demonstrated good long-term stability and biocompatibility [10] . In addition, these GBFCs manifest fixed internal resistance, so their equivalent electrical circuit is similar to the equivalent circuit of TEGs, as it is illustrated in Fig. 1 . In typical conditions (glucose concentration of 5 mmol·L −1 ), GBFCs provide voltages around 180 mV and power levels around 16 μW to a matched load. Theoretically, both harvesters are able to provide sufficient power for the majority of duty-cycled implantable biosensors. However, an implantable biosensor should not rely on a single-source harvesting which is, by nature, sporadic and unpredictable. Therefore, in this paper, a multisource energy harvesting is considered to circumvent potential reliability issues. The harvested energy from a TEG and a GBFC is combined in a multisource energy harvesting interface, which is customized to operate efficiently at extremely low input voltage/power levels.
III. MULTISOURCE ENERGY HARVESTING INTERFACE
Multisource energy harvesting can provide substantial improvement over single-source harvesting in terms of overall system reliability and robustness. Depending on the incorporated harvesters, it can also significantly increase the attainable output power, allowing additional functionality and/or higher activity of the biosensor system. However, these benefits come at the cost of increased interface complexity. Moreover, the physical size of the system may expand due to the need of additional external components to accommodate multiple power paths. Therefore, special design techniques, such as inductor sharing, are necessary to keep a low number of external components, and maintain a miniature form-factor, which is crucial for implantable applications [6] , [7] . Inductor sharing, high reconfigurability and techniques for simultaneous MPE from multiple sources further increase the complexity of the energy harvesting interface. For this reason, a digitally controlled dualoutput topology is utilized [11] . This topology allows adding complex digital functionality at a relatively low price in terms of power consumption. Fig. 1 shows the architecture of the proposed single-inductor dual-input dual-output boost converter. It consists of an inductor sharing block, a dc-dc core circuit and a control block.
The converter presents two different equivalent input resistances, R I N 1 to the GBFC harvester and R I N 2 to the TEG. In order to achieve MPE for both inputs at the same time, these resistances are matched with the internal resistances of the harvesters, R GBFC and R TEG , respectively. The inductor sharing block grants inductor access to one harvester at the time, alternately. The connected harvester uses the inductor for one or more switching cycles before it is disconnected again. During this time, the energy from the disconnected harvester is accumulated in the input capacitor. Therefore, the inductor sharing should not be seen as inefficiency in power transfer [6] . By default, the converter is configured as dual input, which means that it harvests and combines the energy from both sources at the same time. If needed, the converter can be also reconfigured into a single-input topology by permanently disconnecting (disabling) one of the inputs. In every cycle, the energy extracted from the harvesters is transferred to one of the outputs. The outputs handling is similar to [11] . The digital signal V ST OK controls the switch that connects the load to the main output when enough energy is accumulated in the storage capacitor C ST and disconnects the load when the voltage of the main output V ST drops below 1.8 V. The control block is powered from the second output V CTRL , which is regulated at a lower voltage of around 1 V. Whenever V CTRL drops below 1 V, the signal V CTRL OK instructs the converter to transfer the harvested energy to the second output. A reduced voltage supply and a relatively low operating frequency restrains the power consumption of the digital control block at nW levels. As a result, it is possible to significantly increase the control complexity by adding additional digital functionality and reconfigurability, while keeping its contribution to the total losses at very low levels.
The control block consists of multiple subblocks, including a state machine, clock generator, switch control, switch drivers, and supporting circuits. The state machine decides which harvester should be used, controls the switching frequency, and adjusts the duration of all control signals according to the current state of the system. The clock generator provides clock signals for other subblocks within the control circuit. The switch control subblock generates switches' control signals corresponding to the digital information provided by the state machine. Supporting circuits provide the biasing current and voltage reference, power the switch drivers, and handle the output voltages. A detailed discussion of the control subblocks is covered in Section IV.
IV. DESIGN STRATEGY FOR POWER EFFICIENCY
The energy harvesting interface has to extract the maximum possible power from the harvesters and efficiently transfer the harvested energy to the storage capacitors. The proposed design strategy optimizes the efficiency of the interface for varying input voltage/power levels of both harvesters by keeping the total losses and the control power consumption minimum at any moment. It also assures that the MPE is achieved for both sources at any moment. The design strategy is carried out using a highly reconfigurable control circuit.
A. Efficiency Optimization
Efficiency optimization in energy harvesting interfaces implies that the optimal values of certain design parameters (switching frequency, power transistors' widths, and inductor value) are determined in order to maximize the conversion efficiency. This technique is introduced in [12] to minimize the total losses within the converter and extended in [11] to include also the power consumption of the control circuitry. In both of these solutions, the optimal parameters are obtained and fixed according to a typical value of the input voltage. If the input voltage departs from the typical value, the optimal values shift and should be readjusted accordingly in order to improve the efficiency. There are three possible methods to perform this improvement. The first method is to adjust the power transistors' widths to track the optimal values [13] . This technique is relatively simple to implement and successfully reduces the total losses of the converter. However, it does not address the power consumption of the control circuit, which becomes dominant at very low power levels. The second method is to scale up/down the switching frequency of the converter as the input power changes. This solution is very effective since it reduces the sum of the total losses and the power consumption of the control circuit. On the other hand, it complicates the MPE setting because the input equivalent resistance of the converter changes with the switching frequency. The third method involves jointly adjusting the power transistors' widths and the switching frequency. This solution is the most accurate in tracking the actual optimal values but it is also the most complex. Note that adjusting the value of an external inductor is not considered here since it is highly impractical.
The achievable efficiency improvement of each method can be derived by estimating the sum of losses, similarly as in [12] and [11] . The analysis is performed considering only a single source (GBFC in this particular case) for the sake of simplicity. However, the losses related to the additional switch in the power path (for inductor sharing) are included. This switch contributes with conduction and switching losses whose sum can be expressed as
where f s is the switching frequency of the converter, f h is the frequency of connecting different harvesters, k is the power consumption factor of a driver circuit, R N is the resistance per unit width, C N is the gate capacitance per unit width, and W EN is the width of the inductor sharing switch. It is interesting to notice that, if the leakage losses are neglected, the relations between the optimal transistors' widths can be derived [13] as
where μ N and μ P are the charge-carrier mobilities of nMOS and pMOS transistors, respectively. From (1), it can be seen that f h should be as low as possible in order to minimize the switching losses of the enable switch. However, reducing f h increases the time of charging and discharging the input capacitor, which leads to a higher input ripple, unless the input capacitor is increased. Therefore, to keep the input ripple relatively low and to maintain the input capacitor in the range of μF for a small form-factor, f h is set to 1 kHz. In calculations, the input resistance is assumed to be equal to 2 kΩ and matched to the internal resistance of the GBFC. The voltages V ST and V CTRL are set to 1.9 and 1 V, respectively. The parasitic capacitance at node X, C X , is estimated to 15 pF and the total parasitic series resistance R par to 0.3 Ω. The factor k of the driver circuits used in this paper is around 2. The fixed optimal values are L opt = 100 μH, f s,opt = 5 kHz, W P ,opt = 1 mm, W N ,opt = 2 mm and W EN,opt = 4 mm. These values are obtained for V IN of 180 mV, which is expected in the typical conditions. The comparison of all three techniques and the original technique with fixed optimal values is shown in Fig. 2 . According to this comparison, the second method (frequency adjusting) provides the best performance/complexity tradeoff. For this reason, the adaptive frequency is employed in this paper. Fig. 3 shows the distribution of losses within the boost converter for the typical input voltage. For this input voltage, the conduction losses are dominant among the different losses mechanisms. In fact, as the input voltage changes, the conduction losses remain dominant since the frequency scaling also scales the switching losses and the power consumption of the control circuit. 4 illustrates how the optimal switching frequency of the converter changes with the input voltage. In practice, only a limited number of switching frequencies can be implemented without substantially increasing the control's complexity and power consumption. In this design, four different frequencies (1, 2, 4, and 8 kHz, as it is shown in Fig. 4) provide the best tradeoff between performance and complexity in terms of maximizing the achievable efficiency. In addition, in this particular case of GBFC/TEG energy harvesting, it is possible to use the same four frequencies for both harvesters without notably sacrificing the overall efficiency.
B. Maximum Power Extraction
The converter is operating in the discontinuous conduction mode, which allows changing the input harvester without disrupting the operation of the converter. At the same time, the converter can present different equivalent input resistances to different inputs [6] . Therefore, the MPE can be achieved for both sources simultaneously if R IN1 = R GBFC and R IN2 = R TEG at any moment. Assuming that V ST V IN1 and V ST V IN2 , the equivalent input resistances can be expressed as [14] (5) where τ N ,GBFC and τ N ,TEG are the durations of the nMOS switch ON time when the GBFC and TEG are connected, respectively, and f s,GBFC and f s,TEG are the effective switching frequencies of the converter seen by the GBFC and TEG, respectively. The effective frequency is f h multiplied by the number of converter's switch cycles during the time that the particular harvester is connected. As it can be seen from (4) and (5), changing the switching frequency of the converter also changes the equivalent input resistances, leading to a disturbed MPE. To mitigate this issue, every time the switching frequencies are changed, the durations of the nMOS switch ON times are changed accordingly so that the input resistances remain constant.
C. Control Strategy and Implementation
The control circuit is based on digitally controlled delay elements that set the durations of all relevant pulse signals and delays in order to achieve the MPE and eliminate synchronization losses. All delay elements are controlled by a state machine. The state machine also controls the switching frequencies and inductor sharing. The state machine is based on four different counters (1 and 2 for the TEG and 3 and 4 for the GBFC). The output of the 4-bit Counter 1, s 1 3:0 , is responsible for fine tuning the duration of the pMOS switch ON Then, the state machine repeats the cycle. Let us assume that temperature gradient around the TEG drops. Consequently, V TEG and V IN2 are reduced, τ P ,TEG becomes longer than accurate, sensing of V X returns b 1 b 0 = 00 and, finally, the Counter 1 value is decreased. This process may be repeated a few times until the accurate τ P ,TEG is reached again. If the value of the Counter 1 was already 0, it is then set to 15 and the value of the Counter 2 is decreased. As a result, the switching frequency is scaled down and τ N ,TEG , τ P ,TEG and t d,TEG are adjusted accordingly. Note that for clk H = 1, the state machine enters the other branch of the flow chart, which is not shown in the figure for the sake of simplicity. The other branch is equivalent to the shown one, except that the counters in the other branch (3 and 4) are setting the parameters and signals related to the GBFC. The counters in charge of the GBFC are independent of the counters that are in charge of the TEG. Therefore, they produce separate switching frequencies, durations, and delays. Nevertheless, they share the circuits for generating the output controlling signals by using multiplexers. Accordingly, the output signals of the state machine set 3:0 and sel 1:0 take the value of the counters in one of the branches depending on which input is used at the moment.
The implementation of the proposed switch control subblock is shown in Fig. 6 . The delay elements of the nMOS pulse generator are implemented as loaded current starved buffers. The delay is digitally programmable to provide eight different durations (four for each harvester). The durations are set so that the input resistances given by (4) and (5) remain constant when the effective frequencies are changed. This guarantees that the MPE for both harvesters is achieved. The digital signal V CTRL OK decides which pMOS switch will turn ON depending on whether V CTRL is higher (V CTRL OK = 1) or lower (V CTRL OK = 0) than 1 V. The digitally controlled pulse of the pMOS one-shot generator exhibits 64 different durations. The pulse duration is controlled by 2 bits that perform coarse and 4 bits that perform fine tuning. The durations of the pMOS switch ON times are considered accurate when ZCS is obtained. From the inductor's volt-second balances in cases when different pMOS switches are operating, the accurate duration of M PC ON time can be approximated as τ PC ≈ (V ST /V CTRL )τ P . Therefore, the circuits for driving M PC are similar as for M P , the only difference is in the introduced delays. Finally, the dead time generator presents eight different durations that are controlled through the nonlinear decoder using 6 bits in total. The dead times are set in order to obtain ZVS.
The proposed implementation of the clock generator is shown in Fig. 7 . The outputs of the current starved ring oscillator are processed through the frequency dividers and multiplexed to obtain four clock signals clk H , clk N , clk D , and clk C , which are delayed with respect to each other. The clock for selecting the harvester clk H operates at a fixed frequency of 1 kHz, whereas the remaining three clocks can be controlled to work at one of four different frequencies of 1, 2, 4, and 8 kHz depending on the signal sel 1:0 .
The switch drivers modify the high level of the digital signals and drive the gates of the switches using levels shifters and driver circuits. The driver circuits are implemented as multistage tapered buffers. The supporting circuits (current and voltage reference, voltage divider, voltage monitor, and supply multiplexer) are similar to [11] .
V. MEASUREMENT RESULTS
The proposed single-inductor dual-input dual-output boost converter was implemented in a 0.18 μm CMOS process. The chip die photo (total area of 2.3 mm 2 ) is shown in Fig. 8 . A quad-flat no-lead package (QFN), 5 mm × 5 mm, is used to minimize the losses from parasitics. The off-chip components include a 100-μH inductor L (4.8 mm × 4.8 mm × 2.8 mm, number 744043101 [15] ), a 4.7-μF input capacitor C IN1 , a 10-μF input capacitor C IN2 , a 100-nF storage capacitor C ST , and a 30-nF control supply capacitor C CTRL . An external load switch (TPS22860 [16] ) is used to connect the resistive load to the storage capacitor in order to model a duty-cycled biosensor. This switch is turned ON/OFF by the V ST OK signal from the chip. The capacitor C CTRL was precharged to 1 V to start up the converter. The equivalent circuits of the GBFC and TEG were used to characterize the converter, as it is shown in Fig. 1 . The parameters of the equivalent circuits correspond to the devices presented in [10] for the GBFC (R GBFC = 2 kΩ) and in [9] for the TEG (R TEG = 210 Ω). The chip has three different modes of operation. It can operate as a single-source TEG interface, a single-source GBFC interface, or a multisource TEG and GBFC interface. In the single-source mode, one of the inductor sharing switches (M GBFC or M TEG ) is always ON, whereas the other is always OFF to reduce their switching losses. In addition, the driving signals related to the unused input are also disabled to save the power in the control circuitry. The mode is set externally using the 2-bit digital signal mode 1:0 (see Fig. 1 ). The converter was initially set to multisource mode of operation and the voltages of the equivalent circuits, V GBFC and V TEG , were fixed to their typical values of 360 and 120 mV, respectively. The measured input voltages of the converter, V IN1 and V IN2 , are shown in Fig. 9(a) . Harvesters are connected to the converter alternately for a half-period of clk H (approximately 500 μs). When GBFC is connected (switch M GBFC is ON), the converter transfers the harvested energy from the input capacitor C IN1 to the output for eight switching cycles. During this period, the TEG is disconnected (switch M TEG is OFF), so its generated energy is accumulated in the input capacitor C IN2 . Similarly, when TEG is connected, C IN1 is charged whereas C IN2 is discharged. The average values of the input voltages, V IN1 and V IN2 , are relatively close to V GBFC /2 and V TEG /2, respectively, so the MPE is achieved for both harvesters. The measured output voltages, V ST and V CTRL , and the load voltage V L are shown in Fig. 9(b) . The harvested energy is transferred to C CTRL only when V CTRL drops below 1 V. Otherwise, the energy is accumulated in C ST . The load (a 47-kΩ resistor) is connected when V ST reaches 1.98 V and disconnected when V ST drops to 1.74 V. Fig. 10 shows the measured voltage V X for a few different combinations of input voltages. For instance, in Fig. 10 (a) V IN1 is 180 mV, so when the GBFC is connected, the converter switches eight times during the half-period of clk H . As a result, the effective frequency for GBFC is 8·f h = 8 kHz. On the other hand, V IN2 is 40 mV, so during the half-period for the TEG converter switches 2 times and the effective frequency is 2·f h = 2 kHz. Note that τ N is also changing according to the effective frequency in order to maintain the MPE. Fig. 11 shows the closer look at the measured voltage V X (GBFC connected, V IN1 = 180 mV), which demonstrates the ZCS and ZVS operation of the converter.
The conversion efficiency is evaluated for all three modes of operation. Fig. 12(a) shows the theoretical and measured conversion efficiency versus input voltage V IN1 when only GBFC is connected. The input voltage V IN1 is varied from 30 to 250 mV. The efficiency is higher than 80% for the input voltages above 110 mV and it starts to drop more abruptly when the input voltage drops below 90 mV, which corresponds to the input power of 4 μW. The converter shuts down completely when the input voltage drops below 30 mV (0.5 μW). The theoretical and measured conversion efficiency versus input voltage V IN2 is shown in Fig. 12(b) . In this case, when only TEG is connected, the voltage V IN2 is varied from 15 to 90 mV. The efficiency is higher than 80% for input voltages above 40 mV (7.6 μW). The converter is operating until the input voltage drops below 10 mV (0.5 μW). Fig. 12(c) shows the efficiency of the converter in the multisource mode versus the total input power. The total input power represents the combined power from the GBFC and TEG. The individual input power of the harvesters are set to be approximately equal for every measurement point in the plot by properly choosing their input voltages. For instance, when the total input power is 30 μW, the input power of the GBFC as well as of the TEG is approximately 15 μW, and the input voltages are V IN1 ≈ 173 mV and V IN2 ≈ 56 mV. This was the most intuitive way to characterize the efficiency in the multisource mode, since one total input power point can be obtained by infinite combinations of individual ones. The measured efficiency of the converter in the multisource mode is higher than 80% for the total input power above 9 μW and achieves a peak efficiency of 89.5% at the total input power of around 66 μW.
This work is compared with the state-of-the-art multisource [6] , [7] as well as single-source energy harvesting interfaces [5] , [11] , [17] , [18] in Table I . The proposed single-inductor dualinput dual-output boost converter provides the highest efficiency when the energy from multiple sources is combined. In addition, to the best of the authors' knowledge, this paper presents the first reported highly efficient GBFC interface for implantable applications.
VI. CONCLUSION
This paper has presented a micropower energy harvesting interface for implantable glucose biofuel cell and thermoelectric harvesters. The dual-input topology has enabled extracting the maximum power from both harvesters simultaneously by using a single inductor. The dual-output feature has allowed adding intensive digital functionality in the control circuit for a relatively small power headroom. The nW control circuit reconfigures the converter to improve the efficiency and achieve MPE, ZCS, and ZVS. In the multisource mode, the converter achieves a peak efficiency of 89.5% at 66 μW and maintains a high efficiency of more than 80% for input powers above 9 μW. In the single source modes, the converter achieves peak efficiencies of 85.2% and 90.4% for TEG and GBFC, respectively. The converter operates properly with input voltages higher than 10 mV for TEG and 30 mV for GBFC, which corresponds to the input power of only 500 nW. Such performance makes this interface a strong candidate for enabling reliable self-powered implantable biosensors. His research interests include low-power circuit design, power management, and energy harvesting circuits for ultralow power systems.
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